Abstract-We report the experimental demonstration of a multiplier phase detector implemented with a single top-gated graphene transistor. Ambipolar current conduction in graphene transistors enables simplification of the design of the multiplier phase detector and reduces its complexity in comparison to phase detectors based on conventional unipolar transistors. Fabrication of top-gated graphene transistors is essential to achieve the higher gain necessary to demonstrate phase detection. We report a phase detector gain of −7 mV/rad in this letter. An analysis of key technological parameters of the graphene transistor, including series resistance, top-gate insulator thickness, and output resistance, indicates that the phase detector gain can be improved by as much as two orders of magnitude.
I. INTRODUCTION

S
INCE its discovery in 2004 [1] , graphene has attracted significant interest for electronics applications. Graphene has large intrinsic carrier mobility [2] , excellent mechanical stability [3] , and superior thermal conductivity [4] . Moreover, recent work has demonstrated graphene transistors with a cutoff frequency f T of 26-300 GHz at a channel length on the order of 100 nm [5] - [7] , and higher f T is projected at smaller channel lengths. It has been also established that graphene transistors produce relatively low levels of 1/f noise [8] , which contributes to the phase noise in the system via nonlinearityinduced upconversion. 1/f noise in top-gated graphene transistors is expected to be suppressed even further via proper design of the channel and contacts [9] , with potential reductions in system noise levels. All these advantages have motivated significant interest and investment in the development of graphene as a potential candidate material for analog, mixed-signal, and radio-frequency (AMS/RF) systems.
Currently, most fabricated graphene transistors exhibit the ambipolar current conduction behavior [10] . By adjusting the gate-source and drain-source voltages, the ambipolar graphene transistor can be switched from n-type to p-type [10] - [12] . In analog electronics, this novel property has opened opportunities for increased functionality through nontraditional circuit architectures. For example, ambipolar graphene transistors have been used to demonstrate a frequency multiplier [13] , [14] , an RF mixer [15] , and a triple-mode amplifier [16] .
In this letter, we propose and experimentally demonstrate a multiplier phase detector utilizing a fabricated ambipolar top-gated single-layer graphene transistor. In comparison to the traditional implementation of the multiplier phase detector that requires multiple unipolar transistors, our proposed circuit requires only one transistor and one resistor, which greatly simplifies the design of the multiplier phase detector.
II. GRAPHENE MULTIPLIER PHASE DETECTOR
The multiplier phase detector is a vital component of the phase-locked loop, which is one of the most important building blocks in modern analog, digital, and communication circuits [17] . A multiplier phase detector takes two input signals, i.e., u 1 and u 2 , and produces an output voltage that is proportional to the phase difference between u 1 and u 2 . Usually, u 1 and u 2 are a sinusoidal signal and a square-wave signal, respectively [17] . Without loss of generality, we assume that
where rect stands for rectangular, and U 10 and U 20 , ω 1 and ω 2 , and θ 1 and θ 2 are the amplitudes, radian frequencies, and phases of u 1 and u 2 , respectively. u 1 and u 2 are multiplied by the phase detector, and the high-frequency component of the result u out is filtered out through a low-pass filter, leaving only the DC component
where K d denotes the detector gain, and θ e is the phase difference between the two input signals in radians. Traditionally, u 1 and u 2 are multiplied by an analog multiplier built using multiple unipolar transistors. For example, a typical Gilbert cell analog multiplier [18] consists of six transistors and two resistors. However, in this letter, we leverage the ambipolarity of the graphene transistor to propose a simplified circuit structure requiring only a single top-gated graphene transistor and one resistor. The schematic of the graphene multiplier phase detector and an illustrative I DS -V GS curve of an ambipolar graphene transistor are presented in Fig. 1 . In this proposed implementation of the multiplier phase detector, sinusoidal signal u 1 has a small amplitude. Square-wave signal u 2 serves as the bias voltage, and it is chosen so that the lower 0741-3106/$26.00 © 2011 IEEE and higher levels of u 2 , denoted as V low and V high , satisfy V low < V min and V high > V min , respectively. Here, V min is the minimum conduction point of the ambipolar graphene transistor. When u 2 = V low (V high ), I DS of the graphene transistor decreases (increases) as the gate voltage increases, and the voltage drop across the resistor decreases (increases), thereby increasing (decreasing) u out . Therefore, the voltage gain of the circuit ∂u out /∂u 1 is positive (negative). As a result, the gain of the circuit G is also a square wave that switches between positive and negative values. Since u out = Gu 1 , the product of u 1 and u 2 has been transformed into the product of u 1 and G, which is inherently produced by the proposed circuit.
III. GRAPHENE TRANSISTOR FABRICATION
In this letter, the proposed multiplier phase detector is demonstrated using a fabricated top-gated graphene transistor. Our graphene flakes are exfoliated from a high-quality graphite source highly oriented pyrolytic graphite onto a Si/SiO 2 substrate, where the thickness of SiO 2 is 300 nm. The graphene flakes are selected by Raman spectroscopy through the 2D band deconvolution and I(G)/I(2D) intensity comparison [19] , where the Lorentzian fit gives full-width at half-maximum of 27.8 cm −1 for 2D peak. In this letter, a two-layer oxide fabrication method is used to grow a high-quality insulator on graphene [20] . The first layer serves as an adhesive layer between graphene and the following atomic layer deposition (ALD) oxide. This layer is self-oxidized AlO x that is made by evaporation of a very thin layer of Al and stored at room temperature. The second layer is Al 2 O 3 grown by ALD. Owing to the good adhesion of the first layer, the second ALD Al 2 O 3 layer can uniformly grow. The total thickness of the top-gate oxide stack examined by AFM is about 23 nm. The source, drain, and top-gate electrodes are defined by e-beam lithography, followed by evaporation of Ti/Au (6/60 nm). The width and the length of graphene under the top gate are 2.98 and 1.28 μm, respectively. The top-gate insulator capacitance is evaluated to be approximately 360 nFcm −2 , the mobility is 2100 cm 2 V −1 s −1 , and the contact resistance is 5 kΩμm. The image of the fabricated graphene transistor and the electrical characteristics are shown in Fig. 2 . All measurements were performed under ambient conditions.
IV. GRAPHENE MULTIPLIER PHASE DETECTOR
To demonstrate our proposed graphene multiplier phase detector in Fig. 1(a) , R load is set to 20 kΩ, V DD to 1.8 V, and the frequency of both u 1 and u 2 to 100 kHz. In Fig. 3 , we present the output u out of the circuit at different phase differences θ e between u 1 and u 2 . Since I DS of the graphene transistor is not identical at V low and V high , there will be a "stair" in the output u d between the two halves in a cycle. However, this "stair" is caused only by u 2 and is not related to the phase difference between u 1 and u 2 . Therefore, it will not affect the performance of the phase detector, which is the difference in the DC component u d of u out at different phase differences θ e . In Fig. 3 , it can be observed that at θ e = (π/2) rad, the circuit is biased in the negative gain condition for the positive half of u 1 and in the positive gain condition for the negative half of u 1 . Hence, output u out has the smallest DC component at θ e = (π/2) rad. In contrast, at θ e = −(π/2) rad, the circuit is biased in the positive gain condition for the positive half of u 1 and in the negative gain condition for the negative half of u 1 . Hence, output u out has the largest DC component at θ e = −(π/2) rad. The circuit voltage gain ∂u out /∂u 1 is ≈ 0.1, which is approximately one order of magnitude larger than previous values reported in literature [13] , [16] . This improvement in gain can be attributed to the use of top-gated graphene transistors in the design of the multiplier phase detector, and it directly leads to the increase in detector gain K d . In Fig. 4 , we have shown the DC component u d at different θ e . As the phase difference goes from π/2 to −(π/2) rad, u d increases from 298 to 319 mV, which corresponds to a detector gain K d ≈ −7 mV/rad.
V. DISCUSSION
Currently, due to the immature graphene transistor fabrication technology, the detector gain K d of the proposed graphene multiplier phase detector is approximately two orders of magnitude lower than the detector gain of traditional multiplier phase detectors [21] . For the proposed graphene multiplier phase detector, K d is directly proportional to the circuit voltage gain G, which is proportional to the transconductance g m and R total to the first order. Here, R total = (R load R O /R load + R O ) is the parallel combination of the load resistance R load and the output resistance R O of the graphene transistor [16] . Here, we use the graphene transistor model in [22] to study the impact of improving g m and R total on detector gain K d . Improve g m : g m can be improved by reducing the contact resistance R s and the thickness t ins of the insulator Al 2 O 3 . Currently, R s = 5 kΩμm, and t ins = 23 nm for our graphene transistor. A recent study [23] has shown that by using the self-aligned fabrication technique, the top gate can completely cover the graphene sheet inside the channel, thereby reducing the access region resistance by as much as 10×. Hence, we conclude that, currently, contact resistance R s is the limiting factor for the improvement of g m . As R s is reduced, however, t ins will dominate the value of g m . Note that reducing t ins and hence increasing the top-gate capacitance will not yield an unlimited increase in g m , which is capped by the inherent quantum capacitance of graphene. However, the investigation of fundamental limitations of g m is out of the scope of this letter. Improve R total : R total is the parallel combination of R load and R O . Currently, R O is on the order of kΩ, which is comparable to R load . Since an increase in g m leads to an increase in I DS , the output resistance R O and, hence, R total are reduced as a result. Hence, although our simulations indicate that g m can be potentially improved by 100× by reducing both R s and t ins by 10×, the circuit gain will only increase by 5×. In order to preserve the effect of improvements in g m , the graphene transistor should be kept in the saturation region such that R O R load , ensuring that the reduction in R O due to improvements in g m will not significantly decrease R total . Under such conditions, the increase in g m can be completely transformed into the increase in circuit gain.
VI. CONCLUSION
We have proposed and experimentally demonstrated a singletransistor graphene multiplier phase detector. By leveraging the in-field controllability of ambipolar conduction in the graphene transistor, the proposed circuit realizes phase detection with a detector gain of −7 mV/rad. Our analysis indicates that by 1) reducing the series resistance, 2) decreasing the gate insulator thickness, and 3) keeping the transistor in the saturation region, the detector gain can be potentially improved by 100×.
